The surge in complexity of modern SoCs, driven by the integration of heterogeneous compute elements, advanced packaging techniques, and stringent power and performance demands, has led to an exponential increase in the engineering hours required to design, verify, and manufacture a new chip. To further compound this issue, there is a projected systemic shortage of specialized engineering talent, which will widen the gap between industry’s ambitions and its capacity to execute.